Effects of substrate temperature on the device properties of pentacene-based thin film transistors using Al 2 O 3+x gate dielectric
Recent technological developments in the area of ambipolar transistors generate an enormous demand for a variety of materials. These ambipolar transistors, when used in complementary metal oxide semiconductor ͑CMOS͒ circuits, simplifies the circuit design since a single device can operate both as p-and n-channel transistors.
1,2 Progressing in this direction, there are numerous reports available in the literature, especially on the organic ambipolar thin film transistors ͑TFTs͒ realized in a wide variety of structures. 3, 4 There are many ways by which they were realized. Conventionally, they are prepared by a process of blending the n and p organic semiconductors 5 or by a bilayer structure. 6 In addition to the routine planar type ambipolar TFTs, 7 they have also been achieved in a vertical configuration and such results are reported in a literature. 8 In recent years, hybrid technology comprising of organic and inorganic components has attracted a great deal of interest because of their superior structural and transport properties compared to their individual components. Organic thin films such as pentacene are widely studied as active channel layers for the TFTs. 9 Like most of the p-type organic semiconductors studied, pentacene exhibits inherent p-type conduction when grown on a SiO 2 gate oxide. On the other hand, metal oxide systems such as indium oxide ͑In 2 O 3 ͒ were found to be promising materials for the n-channel TFTs. 10 The n-type behavior could largely be attributed to the oxygen vacancies and the metal ion interstitials. Integration of p-and n-channel materials to realize ambipolar transport in these systems could be much were interesting because the implementation of such ambipolar transistors could make the design of the logic circuits simple and hence result in an easy fabrication process. Hence, the fabrication of hybrid TFTs based on an In 2 O 3 /pentacene heterostructure was carried out and their performance was studied through the conventional output and transfer curves. They were also employed for the fabrication of complementary inverters, and the data are presented herein.
A heavily n-doped Si substrate acts as a gate electrode with a thermally grown 300 nm SiO 2 layer as a gate dielectric. The first layer of the heterostructure, namely, In 2 O 3 , was deposited by a reactive evaporation process using indium as an evaporation source and oxygen as a reactive gas. During deposition the substrate temperature was set at 100°C and the deposition was carried out at a pressure of 1.6ϫ 10 −4 Torr. The first layer thickness plays a major role in achieving ambipolar transport behavior in heterostructure devices. Film thickness and deposition rates were monitored using a quartz crystal monitor. The critical parameter in obtaining the ambipolar behavior in the heterostructure of In 2 O 3 /pentacene was found to be the thickness and morphology of In 2 O 3 layer. The critical thickness of the In 2 O 3 thin films for the realization of the ambipolar behavior was 3 nm. After the deposition, the films were subjected to air annealing at 750°C for 1 h to get the desired TFT properties. The films were then transferred to a vacuum chamber to deposit pentacene through a shadow mask. The thickness of the pentacene layer was fixed at 20 nm and the deposition rate was less than 0.5 Å / s. Finally, Au source/drain electrodes of approximately 50 nm thickness were vacuum deposited through a shadow mask with a channel width of 2 mm and a length of 100 m. The surface morphology of the individual layers was observed through atomic force microscopy. The output and transfer characteristics of the devices were measured with an Agilent 4156 semiconductor parameter analyzer. To form an inverter, two ambipolar TFTs fabricated under similar conditions were combined. All the measurements were carried out at room temperature and in a glovebox filled with nitrogen.
Initially, optimization of the In 2 O 3 layer thickness for the hybrid ambipolar TFTs was carried out. During the optimization process, the thickness of the films was varied and their morphology together with the transport properties was analyzed. Figure 1 shows the atomic force microscope atomic force microscope ͑AFM͒ images of In 2 O 3 thin films with thicknesses of 3, 5, 7, and 10 nm grown on a SiO 2 gate dielectric. As observed from Fig. 1 , both grain size and the root-mean-square roughness were found to be a strong function of thickness of the films and found to increase with the increase in thickness. A quantitative examination of the AFM images revealed that the surface roughness of the a͒ Author to whom all correspondence should be addressed. Electronic mail: gchu@gate.sinica.edu.tw.
In 2 O 3 thin films are 0.3, 1.3, 2.8, and 3.2 nm for the film thicknesses of 3, 5, 7, and 10 nm, respectively. The surface morphology of films with a thickness of 3 nm was found to be suitable for the growth of the ambipolar devices mainly due to its minimal surface roughness. Such a minimum surface roughness ensures a favored growth for the pentacene films. Moreover, the balanced electron and hole transport is essential and necessary for the realization of ambipolar conduction. Even though the films with thicknesses below 3 nm exhibited better surface morphology compared to that of 3 nm films, their mobility is far below the value required for the balanced charge transport. Such thickness dependent phenomena in In 2 O 3 TFTs were reported previously 11 and hence, for the successful observation of the ambipolar transport in the In 2 O 3 /pentacene heterostructure, the thickness of 3 nm for In 2 O 3 thin films was found to be optimum. Subsequently, the films were processed for the pentacene deposition, which serve as a p-type conductor for these heterostructures. Figure 2 shows the drain-current-drain voltage ͑I D -V DS ͒ characteristics of In 2 O 3 /pentacene TFTs with the first layer thickness ͑In 2 O 3 ͒ of 3 nm. As shown in Fig. 2͑a͒ , the heterostructure device with In 2 O 3 thickness of 3 nm exhibits ambipolar characteristics of both hole accumulation and electron accumulation modes. However, as the thickness of the In 2 O 3 layer was increased, the n-channel characteristics were greatly enhanced, whereas the p-channel behavior was diminished ͑data not shown͒. These results infer that the first layer thickness and its morphology play a major role in obtaining balanced ambipolar characteristics. The importance of the first layer thickness in achieving the ambipolar transport is also reported in organic heterostructures such as CuPc/ F 16 CuPc. 12 Hence, for the realization of the ambipolar behavior of the In 2 O 3 /pentacene heterostructure, the critical thickness of In 2 O 3 required was found to be 3 nm. For the further elucidation of the transport behavior, the transfer curve was plotted and shown in Fig. 3͑a͒ . The field effect mobility and the threshold voltage values were extracted using the relation
These ambipolar TFTs exhibited a balanced electron and hole transport, with field effect mobilities of 0.07 and 0.02 cm 2 / V s for n and p channels, respectively. The corresponding threshold voltages were 38.5 and −35.1 V for the n and p channels. A relatively larger value of threshold voltages for the n-channel devices suggests a significant carrier trapping at the SiO 2 / In 2 O 3 interface. In order to further characterize the transport behavior, their subthreshold voltage swing ͑S͒, which is the voltage required to increase the drain current by a factor of 10, was calculated using the relation 13 S = ͓dV GS / d log͑I DS ͔͒, and subsequently, those values were used for the computation of the trapped charge densities at the gate/dielectric interface. The extracted S values for the n-and p-channel regimes were 1.6 and 1.43 V/decade, respectively. The corresponding trapped charges were 1.9ϫ 10 11 and 9.3ϫ 10 10 cm −2 . A slightly higher value of the trapped charges at the In 2 O 3 / SiO 2 interface explains the marginal increase in their threshold voltages in the n channel. In order to further characterize these hybrid ambipolar TFTs, their complementary inverter circuits were constructed using two identical ambipolar TFTs. The schematic of such circuit is displayed in the inset of Figs. 4͑a͒ and 4͑b͒. In the inverter circuit, the gate is common for both transistors and serves as an input node ͑V in ͒. When the supply voltage ͑V DD ͒ and the input voltage ͑V in ͒ are biased positively, the inverter function in the first quadrant, and the output voltage ͑V out ͒ versus input voltage ͑V in ͒ plot exhibits a gain of 9. When the V DD and V in are negative, the inverter exhibited a gain of 12, and they function in the third quadrant of the voltage transfer curve. Experimentally measured voltage transfer curve and the corresponding gains for the CMOSlike inverter circuit are displayed in Fig. 4 . Hence, it can be observed from the curves that, unlike the p-or n-channel devices, where they operate only in one of the modes, these heterostructures operate in both modes, making the circuit design more simpler.
In summary, we have fabricated ambipolar TFTs through a hybrid route by combining organic/inorganic semiconductors. Both n channel and p channel behaviors of the ambipolar TFTs were analyzed together with their corresponding inverter circuits. A balanced field effect mobility for both n and p channels of 0.07 and 0.02 cm 2 / V s was obtained. Relatively larger threshold voltages and the higher hysteresis in the n channel suggest that carrier trapping for the electrons is higher than that for holes. Overall, In 2 O 3 /pentacene heterostructure exhibits an ambipolar behavior with balanced field effect mobilities and qualifies them as promising candidates for the applications in CMOS technology. 
